Eurotech ED-C3 02 Especificaciones Pagina 15

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 58
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 14
Hardware Specifications
15
DPD5MAN101
3.3.2. PCI Express
CPU-71-15 is compliant with PCI Express Rev2.0 standard. The CPU has 16 lanes of PCI Express
that were discussed in the previous section. The QM67 PCH offers 8 lanes of PCI Express. Table 9
shows how the 8 PCI Express lanes from the PCH are used and what devices they interface to.
Table 9. PCH PCI Express Configuration
PCH PCI Express lane
Application
PCIE1
PLX PEX8112 PCI Express to PCI Bridge
PCIE2
82579-LM 1 Gbps Front Panel 1 Ethernet Port
PCIE3
Not Used
PCIE4
Not Used
PCIE5
82571EB Dual Ethernet Controller where the ports are
routed to the backplane
PCIE6
PCIE7
PCIE8
3.3.3. USB
CPU-71-15 has 5 USB ports accessible from the front panel that are fully compliant with the USB2.0
standard.
3.3.4. Serial ATA
CPU-71-15 has 4 ports of Serial ATA in total; 2 ports (SATA0/1) of Serial ATA 3 (maximum transfer
speed: 6Gb/s) routed to a dual stacked connector on the front panel and 2 ports (SATA2/3) of Serial
ATA 2 (maximum transfer speed: 3Gb/s) routed to an optional P0 backplane connector and a CFast
connector, respectively.
3.3.5. Ethernet
CPU-71-15 has an Ethernet port compliant with the 10/100/1000Base-T standard. An 82571EB
provides: two 10/100Base-T ports (routed to the P2 backplane connector) or two 10/100/1000Base-T
ports (routed to the optional P0 backplane connector (set at the factory at customer’s request)).
3.3.6. SMBus
System Management Bus
CPU-71-15 has an I
2
C multiplexer at the SMBus interface to carrier board. It also has a SMBus port
compliant with the SMBus 2.0 standard. The SMBus address map is shown in Table 10.
Table 10. SMBus Address Map
Device
Address
Main Memory SPD (channel A)
1010 000b
Main memory SPD (channel B)
1010 001b
I
2
C multiplexer (PCA9544APW)
1110 000b
I
2
C multiplexer channel map is shown in Table 11.
Table 11. I
2
C multiplexer channel map
Device
Address
Unused
0
Unused
1
Super I/O
2
Unused
3
Channel is not selected after BIOS start up. Do not switch to channel 0 or channel 3 as they are
unused. Please refer to the PCA9544APW (NXP) datasheet for I
2
C multiplexer setting method.
Vista de pagina 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 57 58

Comentarios a estos manuales

Sin comentarios